用户,您好,欢迎您进入NSTL重点领域信息门户! 登录 | 注册  帮助中心
重点领域信息门户
您当前的位置: 首页 > [2015年第2期]情报条目详细信息

编译内容

编译服务: 集成电路 编译者: zhaohuimin 编译时间: Nov 19, 2015 浏 览 量: 8

Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its USB 3.0 host IP solution for TSMC’s 16nm FinFET Plus (16FF+) process is one of the first to pass USB-IF compliance testing and receive USB-IF certification. The complete controller and PHY integrated solution is pre-verified, which enables designers to mitigate project risk and reduce system-on-chip (SoC) integration and verification time.

  
提供服务
导出本资源