This paper presents an impact and low power algorithmic ADC which is implemented on a large scale field programmable analog array chip. The proposed circuit is merely composed of the elements within a single computational analog block (CAB) to minimize the area and parasitic effects. The feedback residue is amplified by a simple operational transconductance amplifier with a gain of $$-\,2$$ - 2 . Therefore, a new algorithm for the conversion process is proposed for this negative gain structure. Furthermore, owing to the floating-gate technique adopted in this work, the parameters and routes of the ADC achieve exceptional reconfigurability. The offset, reset, reference, threshold voltages, and gain all can be adjusted for optimizing the ADC performance. The measured results of the DNL is +?2/??1 LSB and the INL is +?1.8/??1.4 LSB, respectively. Under an 8-bit resolution and a 62.5?Hz sampling frequency condition, the measured effective number of bit is 7.6 bits. The total current consumption of the OTAs and FGOTAs is $$1.6\,\upmu$$ 1.6 μ A under a 2.5?V supply voltage. Each CAB which includes all components, switches, and routings occupies an area of $$400 \times 500\,{\mathrm{mm}}^2$$ 400 × 500 mm 2 .;This paper presents an impact and low power algorithmic ADC which is implemented on a large scale field programmable analog array chip. The proposed circuit is merely composed of the elements within a single computational analog block (CAB) to minimize the area and parasitic effects. The feedback residue is amplified by a simple operational transconductance amplifier with a gain of -2. Therefore, a new algorithm for the conversion process is proposed for this negative gain structure. Furthermore, owing to the floating-gate technique adopted in this work, the parameters and routes of the ADC achieve exceptional reconfigurability. The offset, reset, reference, threshold voltages, and gain all can be adjusted for optimizing the ADC performance. The measured results of the DNL is +?2/??1 LSB and the INL is +?1.8/??1.4 LSB, respectively. Under an 8-bit resolution and a 62.5?Hz sampling frequency condition, the measured effective number of bit is 7.6 bits. The total current consumption of the OTAs and FGOTAs is 1.6μA under a 2.5?V supply voltage. Each CAB which includes all components, switches, and routings occupies an area of 400×500mm2.;This paper presents an impact and low power algorithmic ADC which is implemented on a large scale field programmable analog array chip. The proposed circuit is merely composed of the elements within a single computational analog block (CAB) to minimize the area and parasitic effects. The feedback residue is amplified by a simple operational transconductance amplifier with a gain of -2. Therefore, a new algorithm for the conversion process is proposed for this negative gain structure. Furthermore, owing to the floating-gate technique adopted in this work, the parameters and routes of the ADC achieve exceptional reconfigurability. The offset, reset, reference, threshold voltages, and gain all can be adjusted for optimizing the ADC performance. The measured results of the DNL is +?2/??1 LSB and the INL is +?1.8/??1.4 LSB, respectively. Under an 8-bit resolution and a 62.5?Hz sampling frequency condition, the measured effective number of bit is 7.6 bits. The total current consumption of the OTAs and FGOTAs is 1.6μA under a 2.5?V supply voltage. Each CAB which includes all components, switches, and routings occupies an area of 400×500mm2.